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Abstract. This work presents an efficient fast parallel 
architecture of the Vector Median Filter (VMF) using 
combined hardware/software (HW/SW) implementation. 
The hardware part of the system is implemented using 
VHDL language, whereas the software part is developed 
using C/C++ language. The software part of the embedded 
system uses the NIOS-II softcore processor and the 
operating system used is μClinux.  
The comparison between the software and HW/SW solu-
tions shows that adding a hardware part in the design 
attempts to speed up the filtering process compared to the 
software solution. This efficient embedded system imple-
mentation can perform well in several image processing 
applications. 
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1. Introduction 
Recently, color image processing has been the subject 
of extensive research. Filtering is one of the most important 
elements of color image processing system. Its most im-
portant applications are noise removal, image enhance-
ment, and image restoration [2],[8],[19],[20]. A number of 
sophisticated multichannel filters have been developed to 
date for image filtering such as order statistics filters [16], 
polynomial filters and morphological filters [9]. Nonlinear 
filters applied to images are required to suppress noise 
while preserving the integrity of edges and detail informa-
tion. To this end, vector processing of multichannel im-
ages, which takes the advantage of color inter-channel 
dependence and avoids unpleasant drawbacks (pixel value 
rearranging and chromatic shift), is more appropriate com-
pared to traditional approaches that use component-wise 
operators, instead [3], [8]. Among them, we cite the vector 
median filter (VMF) [3], which minimizes the distance in 
the vector space between the image vectors as an appro 
priate error criterion. It inherently utilizes the inner corre-
lation between the channels and keeps the desirable 
properties of the scalar median; namely, the zero impulse 
response, and the preservation of signal edges. VMFs are 
derived as the maximum likelihood estimators for an expo-
nential distribution when the filter output is restricted to be 
one of the input samples. They perform accurately when 
the noise follows a long-tailed distribution (e.g. exponen-
tial or impulsive); moreover, outliers in the image data are 
easily detected and eliminated by VMF's.  
The main contribution of this paper is the implemen-
tation of the VMF using embedded system in order to ac-
celerate the execution time of the software solution. In-
deed, hardware implementation (HW) is generally better 
than software implementation (SW) in processing speed 
and power consumption. First of all the VMF algorithm is 
coded in ANSI C language. This SW solution was rebuilt 
and tested using the NIOS-II processor. The execution 
times have been measured using timer that provides the 
number of CPU clock cycles. Afterwards, the HW imple-
mentation of the SW critical part was done in VHDL 
(VHSIC Hardware Description Language) language. The 
main idea of our filter implementation is to exploit the 
advantages of the parallel structures which can be effi-
ciently implemented in hardware. The interest of parallel 
architecture is to reduce the number of operations and to 
reach fast execution. For experimental test and verification, 
we used the STRATIX Development Board which contains 
EP1S40F780C5 FPGA device (Field Programmable Gate 
Array). The reading/writing pixels from images was run-
ning on NIOS-II softcore processor embedded in FPGA 
and using μClinux as operating system. This partitioning 
has been chosen in order to achieve good timing results.  
This paper is structured as follows: section 2 presents 
an overview of VMF filter. In addition to the description of 
the HW/SW co-design platform, the parallel structure of 
the FPGA implementation is discussed in section 3. 
Section 4 presents the performance evaluations of SW and 
HW/SW solutions and, also, a comparison between both 
implementations is reported. Finally, conclusions are 
drawn in section 5. 
114 A. BOUDABOUS, L. KHRIJI, A. BEN ATITALLAH, P. KADIONIK, N. MASMOUDI, EFFICIENT ARCHITECTURE … 
2. Overview of VMF Filter   
Noise reduction is an important step in many color 
image processing applications. The most popular nonlinear 
multichannel filters are based on the ordering of vectors in 
a predefined filter window. The output of these filters is 
defined as the lowest ranked vector according to a specific 
ordering technique [12].  
Let y(I) represents a multichannel image and let W(n) 
be a window of finite size N, where the noisy image vec-
tors inside the window are denoted as Ij(n), j=1,2,…,N and 
the central sample I(n)=I(N+1)/2(n) determines the position of 
the filter window. If the Euclidian distance (L2-norm) 
between the two vectors Ii., Ij is denoted as 
( ) ( ) 2/1
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, ∑ = −=−= ml jijiji IIIIIIρ  then the scalar quantity  
( )∑ == Nj jii IID 1 ,ρ   is the distance associated with the noisy 
vector Ii in W. An ordering of the Di’s (D(1)≤D(2)≤…≤D(N)) 
implies the same ordering scheme to the input set W(n) 
resulting in the ordered sequence I(1)≤I(2)≤…≤I(N). Non-
linear ranked type multichannel estimators define the vec-
tor I(1)∈W(n) associated with the minimum aggregated dis-
tance D(1)∈{D1, D2, …, DN} as the filter output, which is 
called a Vector Median Filter (VMF). The output of the 
VMF is the pixel Ik∈W for which the following condition 
is satisfied:  
( ) ( ) .,,,, NiIIII Nj jiNj jk  1      , 11 L=ρ<ρ ∑∑ ==  (1) 
Therefore, the VMF consists of computing and com-
paring the values of Di inside the sliding filtering window 
W(n) and the output is the vector Ik for which Dk reaches its 
minimum. 
From the implementation point of view, several VMF 
filter designs have been developed as either software based 
applications [9], [10], [11] or hardware based ASIC custom 
chips [4], [17], or FPGAs [6]. In order to optimize and 
achieve the best performance a new approach based on a 
hardware/software (HW/SW) co-design system has been 
used.  
3. Co-Design Implementation 
With increasing device densities, audacious chal-
lenges become feasible and the integration of embedded 
SoPC (System on Programmable Chip) systems is signifi-
cantly improved. FPGA is a general-purpose device filled 
with digital logic building blocks. The two market leaders 
in the FPGA industry, Altera and XILINX, are the focus of 
this study. These two most important manufacturers com-
mercialize softcore processors; XILINX offers MicroBlaze 
processor [13], also, ALTERA offers NIOS and NIOS-II 
processors [14]. The benefit of a softcore processor is to 
add a micro-programmed logic that introduces more flexi-
bility for implementation. A HW/SW co-design approach 
is then possible, a particular functionality can be developed 
in software for flexibility, and upgrading completed with 
hardware IP blocks (Intellectual Property) for cost re-
duction and performances. FPGA-based platforms are on 
the rise and penetrating a growing number of application 
areas. As the penetration of FPGAs for embedded com-
puting converges with the penetration of FPGAs for low-
cost, high-volume production applications, we could well 
see a dramatic shift in the overall market penetration of 
programmable logic. The reason, behind embedded proces-
sor performance in FPGAs is not a big issue, is that per-
formance-critical functions can be accelerated in hardware. 
Besides the programmability available from the processor 
or microcontroller, hardware accelerators can be plumbed 
in, massively parallelizing critical functions. For example, 
many FPGAs have large numbers of hard-wired multipliers 
or multiply-accumulate units that can be connected into 
parallel data paths to make short work of math-intensive 
routines such as those in many digital signal processing 
(DSP) algorithms. The challenge in taking advantage of 
this capability resides in the fact that the design of these 
hardware accelerators is typically low-level digital hard-
ware work. It requires the expertise in hardware description 
languages (HDLs), logic synthesis, and complex timing 
design, simultaneously. The development of the hardware 
acceleration portion of the design begins to become a bot-
tleneck in the schedule, requiring considerable additional 
expertise. In fact, the low-cost programmable logic pro-
vides another option for systems designers trying to 
achieve higher performance without taking the drastic 
action of changing processors or architectures. Compute-
intensive functions can be converted into hardware-accel-
erated functions with programmable logic. From the soft-
ware perspective point of view, it is easy to make a func-
tion call into a custom block of hardware. It can run many 
times faster than the same code optimized in tight assembly 
language or algorithms converted into look-up tables. 
Hardware acceleration means replacing a software algo-
rithm with a hardware module taking advantage of its in-
trinsic speed. According to the same perspective, inter-
facing to a hardware-accelerated module is the same as 
calling a function. The only difference is now the function 
resides in hardware, which is transparent to the calling 
function. 
The other implementation of a hardware-accelerated 
module is hardware peripheral. Instead of passing data to a 
software function, data is written into a memory-mapped 
hardware peripheral. The computation is done outside the 
CPU, so the CPU can continue running codes while the 
peripheral is working. It looks like a normal hardware 
peripheral replacing a software algorithm. 
3.1 NIOS-II Development Board 
The NIOS-II development Kit [15], which is used in 
our work, includes software, hardware, accessories, and 
documentation to create embedded systems projects. The 
NIOS development board is shipped with a factory default 
32 bits reference design. The core of the board is the AL-
TERA STRATIX EP1S40F780C5 FPGA. Several pe-
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ripheral devices and connectors (UART, LCD, VGA and 
Ethernet...) serve as interfaces between the STRATIX 
FPGA and the external environment. 8 MByte FLASH, 
16 MByte SDRAM and 1 MByte SRAM authorize imple-
mentation of complex FPGA image applications. For the 
embedded system, we have used flash memory, SRAM, 
SDRAM, UART, timer and Ethernet. ALTERA introduces 
the SoPC builder tool [18], for quick creation and easy 
evaluation of embedded systems. 
3.2 NIOS-II CPU 
For SW implementation of image processing algo-
rithms, the use of a microprocessor is required. The use of 
additional HW, for optimization, affects the overall per-
formance of the algorithm [1]. For the highest degree of 
HW/SW integration, a softcore processor was used. The 
SoPC Builder MegaWizard is used to create NIOS embed-
ded processor systems with 32-bits CPU core, built-in 
peripherals, on-and off-chip ROM and RAM support and 
bus support for external hardware modules. The ALTERA 
NIOS-II softcore processor (Fast version) is a 32-bits sca-
lar RISC with Harvard architecture, 6 pipelined stages, 1-
way direct-mapped 64KB data cache, 1-way direct-mapped 
64 KB instruction cache and can execute up to 150 MIPS 
[14]. The main feature of this softcore processor is its ex-
tensibility and adaptability. Indeed, users can incorporate 
custom logic directly into the NIOS-II Arithmetic Logic 
Unit (ALU) [7]. Furthermore, users can connect into the 
FPGA the on-chip processor and custom peripherals to a 
dedicated bus (Avalon Bus). Thus, users can define their 
instructions and processor peripherals to optimize the sys-
tem for a specific application.  
3.3 Hardware Implementation Part 
The entire architecture is organized in linear multi-
stage in order to achieve high throughput as shown in Fig. 
1. It reflects the sequence of operations in the proposed 
hardware algorithm which is described in VHDL language. 
It consists of three main modules, namely, the norm cal-
culation module with 36 blocks to calculate simultaneously 
the norm between two pixels from the filter window, the 
adder module consumes nine adders (with 8 inputs) to 
perform the distances Di, the comparator module to sort 
the results of previous module and deliver the system out-
put, i.e. the filtered pixel. 
STRATIX FPGA is optimized to improve the per-
formance benefits of SoPC integration based on NIOS-II 
embedded processor. Also, STRATIX FPGA introduces 
DSP cores for signal processing applications. These em-
bedded DSP blocks have been optimized to implement 
several DSP functions with maximum performance and 
minimum logic resource consumption. The DSP blocks 
comprise a number of multipliers and adders. They are 
configurable in various widths to support multiply-add 
operations ranging from 9x9-bit to 36x36-bit, and including 
a wide range of operations from multiplication only, to sum 
of products, and complex arithmetic multiplications. The 
hardware subsystem contains the hardware function and 
the interface logic. The latter deals with the communication 
between the hardware subsystem and the other entities, i.e. 
software subsystem and the SDRAM memory. However, 
the controller state machine has to be altered to include the 
interface logic of both subsystems, through the SDRAM 
memory. Memory read operations (to obtain the pixels 
values) as well as memory write operations (to store the 
filtered pixels values) are embedded in the specification of 
the hardware subsystem and performed by the interface 
logic. The interface between the hardware function and the 
software subsystem uses a control register through which a 
handshake protocol is implemented. When the software 
subsystem wants to call the hardware function, it asserts 
the start bit of control register. When the hardware function 
completes the execution, it asserts the done bit of control 
register. 
 
Fig. 1. Hardware architecture of VMF filter. 
3.4 Software Implementation Part 
The software part is used, basically, to optimize the 
reading of noisy image, the reconstruction of filtered image 
and the loading pixels to and from hardware core. The used 
idea of loading pixels is shown in Fig. 2 and described by,  
• The first filter window is formed by sending nine 
pixels to hard core. 
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• The second filter window is obtained by exploiting 
the last six pixels from the previous window and 
sending only three new pixels to hard core. 
• The jth filter window is obtained by exploiting the last 
six pixels from the (j-1)th window and sending only 
three new pixels to hard core. 
In order to perform the filter computation, the hardware 
subsystem needs the filter windows, which are sent by the 
software subsystem. Integer pixels values are passed via 
memory-mapped registers, while data arrays are stored in 
the registers. The Algorithm (C language) must be modi-
fied as well, so as to include the necessary hardware inter-
action. After the pixels reading, the hardware subsystem 
can be started to execute the computation. The software 
subsystem, then, waits for an interrupt from the hardware 
subsystem, indicating it has completed the operation. 
 
Fig. 2. Optimization of the pixels loading. 
3.5 HW/SW Components and Design 
The whole design is structured in three parts: NIOS-II 
CPU, VMF hardware part and the Avalon bus and Pe-
ripherals. The main processing core of our system is the 
NIOS-II CPU, which is connected to hardware peripherals 
via a custom ALTERA’s Avalon bus. The latter is con-
figurable bus architecture. It is auto generated to fit the 
interconnection needs of the designer peripherals. The 
Avalon bus controls data and address signals and arbitra-
tion logic that are connected to the peripheral components. 
For implementation, we have used NIOS-II softcore proc-
essor in a single STRATIX EP1S40F780C5 FPGA device. 
The functional body of VMF hardware part is shown in 
Fig. 3. The VMF filter implemented entity is shown in Fig. 
4. It presents various inputs/outputs hardware part pre-
sented in the previous figure of co-design HW/SW parti-
tioning. 
The signals Data_in and Data_out are connected to 
the Avalon bus. The VMF coprocessor reads/stores the 
data from/to SDRAM via Avalon bus. The solution of 
using processor, to move data between SDRAM and VMF 
coprocessor, is less efficient way. To overcome this point, 
we used a hardware solution to pass data to the coproces-
sor, which greatly improved the system performances. Tab. 
1 shows the implementation results of the VMF filter in 
STRATIX EP1S40 FPGA. 
 
Fig. 3. Co-design HW/SW partitioning. 
 
Fig. 4. VHDL entity of Hardware Architecture of VMF filter. 
 
 NIOS-II (FAST) 
VMF 
Hardware part 
Whole VMF 
Design 
LEs 12% 11% 30% 
ESBs 33% 0% 33 % 
DSPs 7% 96% 100% 
IOBs 22% 12% 22% 
Fmax(MHz) 150,90 201,68 100  
Tab. 1.  Synthesis results. 
The totality of VMF design requires 30% of Logic 
Elements (LEs). Indeed, the 12% of the NIOS-II design 
and the 13% of the hardware part give normally 25%. 
However, we have an overtaking in the DSPs blocks (be-
cause the enormous quantity of calculation and especially 
of multiplications and adders in excess) which will be 
implemented on the FPGA target. In addition, the whole 
VMF design requires 33% of memory blocks “ESBs” 
(33%+0%), 100% of DSP blocks and 22% of Input/Output 
blocks (the 12% of VMF hardware will be included in the 
22% of the IOBs of the NIOS-II design). The whole design 
works with 100 MHz system clock. The implementation of 
filtering process on FPGA enables us to obtain a SoPC 
system. 
4. Performance Evaluation 
The HW/SW co-design process uses different kinds 
of peripherals and memories. The basic idea is to use Linux 
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in an embedded system context. Linux for embedded 
systems (or embedded Linux) gives us several benefits: 
• It is ported to most of processors with or without 
Memory Management Unit (MMU).  
• A Linux port is available for the NIOS-II soft-core. 
Most of classical peripherals are ported to Linux. A 
file system is available for data storage; a network connec-
tivity based on Ethernet protocols is well suited for data 
recovering. 
In this work we use the μClinux as an operating sys-
tem to control the functionality of the design and extract 
the filtered image. The results discussed in this section are 
based on SW and HW/SW implementation of the VMF 
filter, which is tested on the ALTERA NIOS-II develop-
ment board. The results illustrate the tradeoffs between 
process performance and filtering speed. The whole design 
is described using VHDL (RTL level) fitted into the 
FPGA. We have determined the filter-processing time 
before timing’s optimization. Both clocks of the processor 
core and the system are set to 100 MHz, (10 ns period). 
Tab. 2 shows a comparison of the clock cycles necessary to 
filter images using software solution (SW) and Hard-
ware/Software (HW/SW) solution. Different tested images 
(size 176x144x3) are displayed in Fig. 5.  
Asides from visually examining the filtered test 
images, the quality of the filtered images is also measured 
by the peak-signal-to-noise-ratio metric i.e. PSNR that 
gives a distinction between two digital images. 
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where MxN is the number of vector samples, oi,j and fi,j are 
the amplitudes of the original and filtered sample vectors, 
respectively.  
 
Images Noisy SW HW/SW 
Friuts 19.59 26.18 26.18 
Butterfly 17.62 25.99 25.99 
Monkey 15.48 18.17 18.17 
Flower 19.06 32.03 32.03 
PSNR 
Peppers 18.79 27.62 27.62 
Number of cycles 109340143  2314822 
Total time (ms) 1093.40143 23.14822 
Tab. 2.  Comparison between SW and HW/SW implementation. 
We can note that the HW/SW implementation of the 
VMF filter improves considerably the filtering speed (48 
times faster) compared to the software solution. In addi-
tion, our implementation is efficient giving the same PSNR 
for SW and HW/SW solutions, which demonstrates that 
the quality of the filtered image is not affected. The whole 
project was made under μClinux and performed on the 
Nios-II soft-core processor. 
5. Conclusions 
In this work, we have described an efficient fast 
parallel architecture of the VMF filter by means of co-
design platform to constitute SoPC system. We have de-
veloped a hardware acceleration portion to achieve better 
filtering speed. Therefore, the actual co-design based im-
plementation constitutes a balance between the two well 
known requirements: time and area. Our design is working 
at 100 MHz system clock. The execution time using hard-
ware acceleration is acceptable and goes very well with a 
number of image processing applications such as video 
image processing (24 or 30 frames/s). Moreover, better 
improvement in processing time is possible via different 
FPGA platforms having higher operating frequency. Fi-
nally, we showed that our HW/SW solution improves con-
siderably the filtering speed (48 times faster) compared to 
software solution. 
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Fig. 3. Images (a), (d), (g), (j) and (m) are the original test images; Images (b), (e), (h), (k) and (n) are 3% Impulsive noisy images; Images (c), 
(f), (i), (l) and (o) are the filtered images using HW/SW implementation. 
